low programming voltage of 200 mV, an order of magnitude smaller than in conventional resistive random access memory and other field effect transistor based synaptic technologies. Robust synaptic properties demonstrated using fully transparent, ecofriendly inorganic materials chosen here show greater promise in realising scalable synaptic devices compared to organic synaptic and other liquid electrolyte gated device technologies. Most importantly, the strong coupling between the in-plane gate and semiconductor channel through ionic charge in the gate insulator shown by these devices, can lead to an artificial neural network with multiple pre-synaptic terminals for complex synaptic learning processes. This provides opportunities to alleviate the extreme requirements of component and interconnect density in realizing brain-like systems.
INTRODUCTION
The rapid development in mimicking memory or learning behaviour of biological systems in nanoscale ionic/electronic devices has spurred a great deal of interest in the scientific community in realising neuromorphic systems. 1 Despite these worldwide efforts, neuromorphic systems with similar levels of robustness in terms of energy efficiency, self-learning and scalability in emulating complex biological activities are yet to be realised. 2 At a cellular level, the nervous system is composed of neurons that are interconnected by synapses. A synapse is a specialized junction between two nerve cells, via which the signal from one neuron is transmitted to another. 3 The most significant property of a synapse is its plasticity, which is the ability to strengthen or weaken over time with respect to activity, known as synaptic potentiation and depression respectively. 4 SpikeTiming-Dependent Plasticity (STDP) (measured as the growth/decay of the excitatory post synaptic response based on the relative timing between pre and post spikes) and short-term memory (STM) to long-term memory (LTM) transitions are considered as the two predominant synaptic learning rules. 5, 6 The emulation of an energy efficient neural behaviour at a single device level is a challenge that may well be considered daunting. In the quest for realising synaptic functions, software based neuromorphic approaches were first developed to create a mathematical model. 7, 8 However, the energy efficiency of these approaches is limited due to the considerably higher power consumption of computing systems in emulating the complexity of a biological brain with ~ 10 13 synapses. 9 The system and energy inefficiency of the traditional architectures are mainly rooted in their core concept known as the von Neumann architecture, where physically separated memory, processing and logic units are interconnected by bus paths. This architecture results in a bottleneck that requires continuous storage and retrieval of information from different parts of the system, making it one of the least energy efficient approaches. Hardware based approaches using Silicon neurons (SiNs) are found to be more energy efficient than software based approches 9 and offer a real time large scale emulation of neurosynaptic behaviour. Recent development in hybrid complementary metal oxide-semiconductors (CMOS)/ two terminal memristor based neuromorphic systems, utilise a CMOS subsystem to address each memristor on the cross bar. This architecture presents opportunities to connect CMOS implemented spiking neurons with memristors that function like a biological synapse, where metal interconnects play the role of axons and dendrites. [10] [11] [12] However, the major challenge in realising large scale neuromorphic systems using this approach is the requirement of additional driving /pulse shaping circuitry to implement STDP behaviour in memristors. Moreover, the primitive circuit that captures the operation of a biological neuron in CMOS employs a capacitor that represents the neuron's membrane capacitance (Cmem). 13 It requires integration of the input current and when the capacitor potential crosses the spiking threshold, a pulse Vout is generated that resets the membrane potential Vmem. A simplistic implementation of an integrate and fire (I&F) neuron using SiN requires at least 6 components (CMOS transistors and capacitors) 13 , presenting a significant challenge for CMOS based approaches to achieve brain like systems with 10 11 neurons and interconnect (synapse) density between ~10 11 -10 15 that is greater than any other manmade system. 14 Neuromorphic systems require devices that respond in relation to their past history. This implies that these devices should have a multistate behaviour that responds at different levels to the same repetitive input stimuli depending on history. Non-volatility is another pivotal property requiring a capability of storing the memory/conductance state without any refresh or energy dissipation. Needless to say that they should have low energy dissipation and materials chosen should be compatible with mainstream technology. To realise physical devices with a synaptic function with low energy consumption and small foot print, two-terminal based resistive switches 15, 16 , phase change memories 17, 18 , conductive bridge devices 19, 20 , ferroelectric thin films 21, 22 and three-terminal field-effect transistors [23] [24] [25] [26] have been proposed. Two terminal synaptic devices functioning as connecting elements between the pre and post neurons, have the limitation that signal transmission and learning functions cannot be carried out simultaneously.
The learning function in two terminal devices are carried out by feeding the signal from the post neuron to the synaptic device terminal to modulate the synaptic weight while synaptic transmission is inhibited. 17, 18, 25, 28 Moreover, synaptic weight modulation is mainly by engineering the pulse width and height by overlapping pulses, rather than frequency and relative timing of the spikes that is utilised in biological systems. However, three terminal synaptic devices, similar to biological neural systems, are able to realise both signal transmission and learning functions, where signal transmission is carried via the channel medium and synaptic weights are modulated independently via the gate terminals. 21, 23, 24 The excitatory post synaptic conductance (EPSC) is measured as the time dependent channel conductance after the application of a voltage pulse on the gate electrode. If the EPSC signal lasts from a few seconds to tens of minutes, it is considered as the analogue of a Short Term Memory (STM) in psychology, whereas an EPSC signal lasting from a few hours to a lifetime is considered as a Long-Term Memory (LTM) transition. 29 Recent demonstration of synaptic properties using solution processed Organic core-sheath nanowire synaptic transistors revealed energy consumption for a single spike operation of 12.3 fJ. 30 However, short life time and poor reliability and mobility of organic materials and liquid electrolytes are a major concern for realising high performance electronic devices. Transparent conducting oxide (TCO) based synaptic devices hold great promise in realising energy efficient synaptic operation and spike timing dependent plasticity and short-term to long-term memory transitions have been demonstrated using Indium Zinc Oxide thin film transistors with nanogranular Silicon dioxide based proton conductor films as insulators. [31] [32] [33] The main drawback of such synaptic devices are the requirements of humidity to function as a synaptic FET, where the proton conductivity in the phosphorus-doped nanogranular SiO2 films is facilitated by absorbed water molecules in the nanoporous film. 33, 34 Short term synaptic plasticity is demonstrated with aqueous gated Indium Gallium Zinc oxide (IGZO) synaptic devices using water and salt as gate electrolyte. 35 However, dissolution of the IGZO films in water and irreversible electrochemical reactions at interface are a major concern in these types of devices. 36 TCO devices employing a ferroelectric gate insulator have also been reported to show EPSC behaviour. (fig 1i) . It is revealed here that the anomalous counter-clockwise hysteresis arises from the positive gate sweep and application of a negative gate bias restores the charge separation to its initial state. This is evident from the negligible dependence of the lower limit of the gate sweep range on the observed hysteresis. 
where is the time after the end of the pre-synaptic spike, is the retention time, is the channel conductance at , is the resting current and is the stretch index, typically between 0 and 1. Important information is gradually transferred to a long term memory which can often be memorised in the life time of an individual through the process of rehearsal. In figure 4d , it is shown that these ZnO TFTs are capable of storing information for a short time by controlling the memorisation pulse amplitude applied at the gate. A short term memory retention property is demonstrated by the application of a VGS-pulse = 3V, 300 ms. The LTM feature is shown by applying a sufficiently high gate (6V) and drain pulse (3V) simultaneously for a period of 3s. The long term retention behaviour is found to be stable up to several hours (see supp info Fig S1) .
Moreover, the synaptic behaviour exhibited by these devices is independent of environmental factors and strong synaptic properties are prevalent when tested after storing the devices in a vacuum of 10 
2) Demonstration of long term memory retention in ZnO synaptic transistors
Long term memory retention properties of the device with dimension W/L= 300/10 µm is measured using the pulsing scheme shown in the inset of fig S2. A gate voltage pulse of magnitude 6V and drain voltage of 3V are simultaneously applied for a duration of 5s. The S/D conductance are monitored for a duration of 10,000s at VGS=0V and VDS=0.5V. Fig S2: Decay of channel conductance measured at VDS=0.5V and VGS, Read = 0V after the application of a simultaneous gate (6V) and drain pulse (3V) for 5s shows a permanent retention behavior for a 350 nm oxide. The retention data is measured using the single pulse scheme shown in the inset of the figure.
In fig S3, it is shown that robust synaptic behavior can be observed under vacuum conditions (10 -3 mBar). The figure reveals the comparison of synaptic behavior measured using a gate pulse of magnitude 3V, with a pulse duration of 240 ms. The slight difference in the channel conductance observed under vacuum and ambient conditions may be attributed to the shift in threshold of the devices under vacuum. Fig S3: Synaptic properties of the ZnO TFTs measured under ambient conditions (red lines) and under vacuum of 10 -3 mbar (black lines) (after keeping the device for 16 hrs). The synaptic strength after 10 consecutive spikes reaches a peak value of 32 µA, marginally higher than the value measured under ambient condition (27 µA) presumably due to a small shift in threshold of the devices in vacuum. (The comparison reveals that synaptic properties of the ZnO/Ta2O5 TFTs are not significantly affected by the humidity/environmental parameters.
